AMD K5 Manual de usuario Pagina 63

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 100
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 62
53
18522F/0Jan1997 AMD-K5 Processor Data Sheet
PRELIMINARY INFORMATION
Initial State Upon
Entering SMM
Table 13 shows the initial state of the processor upon entering
SMM.
The default SMBASE value may be changed following reset to
store the SMI handler code and CPU state information in a dif-
ferent region of memory. If the SMBASE value is changed, the
next entry to the SMI handler routine will occur relative to the
new SMBASE value.
I/O Instruction
Restart
The SMI handler may allow the RSM instruction to restart the
interrupted I/O instruction by using the I/O instruction restart
word. If the value contained by the I/O instruction restart
word is 0FFh, the processor re-executes the I/O instruction
trapped by SMI.
The I/O instruction is not re-executed if the I/O restart word
contains the value 000h. The value 000h is written in the I/O
restart word when entering SMM. Processor operation is
Table 13. Initial State Upon Entering SMM
Register
Initial Contents
Selector Base Attributes Limit
CS 3000h 0003_0000h 16-bit, expand-up 4 Gbytes
DS 0000h 0000_0000h 16-bit, expand-up 4 Gbytes
ES 0000h 0000_0000h 16-bit, expand-up 4 Gbytes
FS 0000h 0000_0000h 16-bit, expand-up 4 Gbytes
GS 0000h 0000_0000h 16-bit, expand-up 4 Gbytes
SS 0000h 0000_0000h 16-bit, expand-up 4 Gbytes
General-Purpose Unmodified
EFLAGS 0000_0002h
EIP 0000_8000h
CR0 Bits 0, 2, 3, 31 cleared (PE, EM, TS, PG). Others are unmodified.
CR4 0000_0000h
GDTR Unmodified
LDTR Unmodified
IDTR Unmodified
TR Unmodified
DR7 0000_0400h
DR6 Undefined
Vista de pagina 62
1 2 ... 58 59 60 61 62 63 64 65 66 67 68 ... 99 100

Comentarios a estos manuales

Sin comentarios